



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/730,467	12/08/2003	Steven J. Tu	INTEL/17879	2887

7590 02/14/2006

GROSSMAN & FLIGHT LLC
Suite 4220
20 North Wacker Drive
Chicago, IL 60606-6357

EXAMINER

LEE, CHRISTOPHER E

ART UNIT PAPER NUMBER

2112

DATE MAILED: 02/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/730,467	Applicant(s) TU ET AL.	
	Examiner Christopher E. Lee	Art Unit 2112	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 19 December 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-34 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 5, 11, 18 and 25 is/are allowed.
- 6) ☒ Claim(s) 1-4, 6-10, 12-17, 19-24 and 26-34 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION***Receipt Acknowledgement***

1. Receipt is acknowledged of the Amendment filed on 19th of December 2005. Claims 2-7, 9-20, and 22-30 have been amended; no claim has been canceled; and claims 31-34 have been newly added since the Non-Final Office Action was mailed on 26th of September 2005. Currently, claims 1-34 are pending in this Application.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

10 A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-4, 6, 7, 15-17, 19-24, 26-31, 33, and 34 are rejected under 35 U.S.C. 102(b) as being anticipated by Nakagawa [US 6,237,058 B1].

Referring to claim 1, Nakagawa discloses a method (i.e., a method for interrupt load distribution; See Abstract) comprising:

- generating an interrupt weighted average (IWA) (i.e., interrupt load distribution schedule) for each of a plurality of processors (i.e., processor (1) ... processor (N) in a processor group 50 in Fig. 1) based on interrupt dispatch information (i.e., based on information from processor statistical information table 12 and interrupt schedule information table 12 in Fig. 1) associated with the plurality of processors (See Figs. 5 and 6, and col. 6, line 62 through col. 7, line 65) and
- identifying a target processor (i.e., designating a destination processor) from the plurality of processors based on the IWAs (i.e., said interrupt load distribution schedule) to dispatch an interrupt (See col. 7, line 66 through col. 8, line 22).

Referring to claim 2, Nakagawa teaches

- generating the IWA (i.e., interrupt load distribution schedule) for each of the plurality of processors (i.e., processor (1) ... processor (N) in a processor group 50 in Fig. 1) based on a processor interrupt loading history level (i.e., CPU activity ratio on the processor statistical information table 12 in Fig. 2; See col. 5, lines 63-67).

Referring to claim 3, Nakagawa teaches

- identifying a weight (i.e., activity ratio) associated with a processor interrupt loading history level (See Fig. 6 and col. 7, lines 12-47).

Referring to claim 4, Nakagawa teaches

- storing a weight (i.e., CPU activity ratio) of one or more interrupt load balancing parameters (i.e., CPU activity ration - system mode, user mode, under use of process executing under a processor bind, number of processes requesting a bind on the processor statistical information table 12 in Fig. 2), and
- calculating the IWA (i.e., interrupt load distribution schedule) for each of the plurality of processors (i.e., processor (1) ... processor (N) in a processor group 50 in Fig. 1) based the stored weight (i.e., said CPU activity ratio) of the one or more interrupt load balancing parameters (i.e., based on information from processor statistical information table 12 and interrupt schedule information table 12 in Fig. 1; See Figs. 5 and 6, and col. 6, line 62 through col. 7, line 65).

Referring to claim 6, Nakagawa teaches

- identifying the target processor (i.e., designating a destination processor) from the plurality of processors based on the IWAs (i.e., said interrupt load distribution schedule) to dispatch one of a

hardware interrupt and a software interrupt (e.g., dispatching reset/dump interrupts and software interrupts; See col. 8, lines 39-44).

Referring to claim 7, Nakagawa teaches

- 5 • generating an interrupt message (i.e., interrupt notification) to send to the target processor (i.e., designated processor; See col. 8, lines 35-44).

Referring to claim 15, Nakagawa discloses an apparatus (i.e., an interrupt load distribution system in Fig. 1) comprising:

- 10 • an interrupt load balancing policy register (ILBPR) (i.e., interrupt schedule information table 13 of Fig. 1) to store one or more weights corresponding to one or more interrupt load balancing parameters (i.e., load distribution schedules corresponding to interrupt level, interrupt source, ... in Fig. 3);
- 15 • a plurality of target processor control registers (TPCRS) (i.e., processor statistical information table 12 of Fig. 2) to store an interrupt dispatch information (i.e., CPU activity ratio) associated with a plurality of processors (i.e., CPU activity ratios associated with a processor group 50 in Fig. 1);
- 20 • a weighted average generator (i.e., interrupt scheduler 20 of Fig. 1; See col. 6, lines 6-21) to generate an interrupt weighted average (IWA) (i.e., interrupt load distribution schedule) for each of the plurality of processors (i.e., processor (1) ... processor (N) in said processor group 50 in Fig. 1) based on the weight (i.e., values of said load distribution schedules) corresponding to the one or more interrupt load balancing parameters (i.e., interrupt level, interrupt source, ... on the interrupt schedule information table 13 in Fig. 3) and the interrupt dispatch information

associated with the plurality of processors (i.e., CPU activity ratios associated with said processor group; See Figs. 5 and 6, and col. 6, line 62 through col. 7, line 65); and

- a target processor selector (i.e., I/O control part 30 of Fig. 1) to identify a target processor (i.e., destination processor) from the plurality of processors based on the IWAs to dispatch an interrupt (See col. 7, line 66 through col. 8, line 44).

Referring to claim 16, Nakagawa teaches

- the weight (i.e., interrupt load distribution schedule) comprising a processor interrupt loading history weight (i.e., CPU activity ratio on the processor statistical information table 12 in Fig. 2; See col. 5, lines 63-67).

Referring to claim 17, Nakagawa teaches

- the interrupt dispatch information (i.e., CPU activity ratio) comprising a processor interrupt loading history level (i.e., CPU activity ratio on the processor statistical information table 12 in Fig. 2; See Fig. 6 and col. 7, lines 12-47).

Referring to claim 19, Nakagawa teaches

- the target processor selector (i.e., I/O control part 30 of Fig. 1) generates an interrupt message (i.e., interrupt notification) to send to the target processor (i.e., designated processor; See col. 8, lines 35-44).

Referring to claim 20, Nakagawa teaches

- the interrupt comprising one of a hardware interrupt and a software interrupt (e.g., dispatching reset/dump interrupts and software interrupts; See col. 8, lines 39-44).

Referring to claim 21, Nakagawa discloses a processor system (i.e., an interrupt load distribution system in Fig. 1) comprising:

- an input/output controller (i.e., I/O control part 30 of Fig. 1) programmed to request an interrupt (See col. 8, lines 22-44); and
- a multi-processor programmable interrupt controller (MPIC) (i.e., interrupt scheduler 20 of Fig. 1; See col. 6, lines 6-21) programmed
 - to generate an interrupt weighted average (IWA) (i.e., interrupt load distribution schedule) for each of a plurality of processors (i.e., processor (1) ... processor (N) in a processor group 50 in Fig. 1) based on interrupt dispatch information (i.e., based on information from processor statistical information table 12 and interrupt schedule information table 12 in Fig. 1) associated with the plurality of processors (See Figs. 5 and 6, and col. 6, line 62 through col. 7, line 65) and
 - to identify a target processor (i.e., designating a destination processor) from the plurality of processors based on the IWAs (i.e., said interrupt load distribution schedule) to dispatch the interrupt request (See col. 7, line 66 through col. 8, line 22).

Referring to claim 22, Nakagawa teaches the MPIC (i.e., interrupt scheduler 20 of Fig. 1) is programmed to

- generate the IWA (i.e., interrupt load distribution schedule) for each of the plurality of processors (i.e., processor (1) ... processor (N) in a processor group 50 in Fig. 1) based on a processor interrupt loading history level (i.e., CPU activity ratio on the processor statistical information table 12 in Fig. 2; See col. 5, lines 63-67).

Referring to claim 23, Nakagawa teaches the MPIC (i.e., interrupt scheduler 20 of Fig. 1) is programmed

- to store weight (i.e., CPU activity ratio) of the interrupt dispatch information (i.e., information from processor statistical information table 12 and interrupt schedule information table 12 in Fig. 1), and
- to calculate the IWA (i.e., interrupt load distribution schedule) for each of the plurality of processors (i.e., processor (1) ... processor (N) in a processor group 50 in Fig. 1) based the stored weight (i.e., said (i.e., CPU activity ratio) of the interrupt dispatch information (i.e., based on information from processor statistical information table 12 and interrupt schedule information table 12 in Fig. 1; See Figs. 5 and 6, and col. 6, line 62 through col. 7, line 65).

Referring to claim 24, Nakagawa teaches the MPIC (i.e., interrupt scheduler 20 of Fig. 1) is programmed to

- identify a weight (i.e., activity ratio) associated with a processor interrupt loading history level (See Fig. 6 and col. 7, lines 12-47).

Referring to claim 26, Nakagawa teaches the MPIC (i.e., interrupt scheduler 20 of Fig. 1) is programmed to

- generate an interrupt message (i.e., interrupt notification) to send to the target processor (i.e., designated processor; See col. 8, lines 35-44).

Referring to claim 27, Nakagawa teaches

- the interrupt comprising one of a hardware interrupt and a software interrupt (e.g., dispatching reset/dump interrupts and software interrupts; See col. 8, lines 39-44).

Referring to claim 28, Nakagawa discloses a method (i.e., a method for interrupt load distribution; See Abstract) comprising:

- determining values (i.e., CPU activity ratios) for a plurality of interrupt load balancing parameters (i.e., CPU activity ration - system mode, user mode, under use of process executing under a processor bind, number of processes requesting a bind on the processor statistical information table 12 in Fig. 2) for each of a plurality of processors (i.e., processor (1) ... processor (N) in said processor group 50 in Fig. 1; See Figs. 5 and 6, and col. 6, line 62 through col. 7, line 65);
- applying a load balancing policy (See col. 5, lines 30-33 and Fig. 6) to the values (i.e., said CPU activity ratios) for the plurality of interrupt load balancing parameters in response to an interrupt request (i.e., in response to clock interrupt; See col. 7, lines 45-47) to form a plurality of values (i.e., values on the interrupt schedule information table 13 of Fig. 3) indicative of an interrupt-related performance of each of the plurality of processors (See col. 6, lines 39-45); and
- identifying one of the plurality of processors as a target processor (i.e., designating destination processor) to receive an interrupt based on the values indicative of the interrupt-related performance (i.e., load distribution schedules corresponding to interrupt level, interrupt source, ... in Fig. 3) of each of the plurality of processors (See col. 7, line 66 through col. 8, line 44).

Referring to claim 29, Nakagawa teaches

- determining values for a processor interrupt loading history parameter (i.e., CPU activity ratio on the processor statistical information table 12 in Fig. 2; See col. 5, lines 63-67).

Referring to claim 30, Nakagawa teaches

- applying an interrupt weighted average (i.e., interrupt load distribution schedule) to each of the values (i.e., activity ratio) for a processor interrupt loading history parameter (See Fig. 6 and col. 7, lines 12-47).

5 *Referring to claim 31, Nakagawa teaches*

- generating the IWA (i.e., interrupt load distribution schedule) in response to an interrupt request (i.e., in response to clock interrupt; See col. 7, lines 45-47).

Referring to claim 33, Nakagawa teaches

- 10 • the weighted average generator (i.e., interrupt scheduler 20 of Fig. 1; See col. 6, lines 6-21) generating the IWA (i.e., interrupt load distribution schedule) in response to an interrupt request (i.e., in response to clock interrupt; See col. 7, lines 45-47).

Referring to claim 34, Nakagawa teaches

- 15 • the MPIC (i.e., interrupt scheduler 20 of Fig. 1; See col. 6, lines 6-21) generating the IWA (i.e., interrupt load distribution schedule) in response to an interrupt request (i.e., in response to clock interrupt; See col. 7, lines 45-47).

4. Claims 8-10 and 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakagawa
20 [US 6,237,058 B1] in view of what was well known in the art, as exemplified by Luo et al. [US 6,265,885 B1; hereinafter Luo].

Referring to claim 8, all of the claim limitations have already been discussed/addressed with respect to claim 1, with the exception of machine readable medium storing instructions, which when executed, cause a machine to perform operations (e.g., memory having a computer software program).

The Examiner takes Official Notice that said method in the claim 1 being implemented in machine executable code for instructing a machine (i.e., a computer software program), and being stored in a machine readable medium (i.e., memory), is well known to one of ordinary skill in the art, as evidenced by Luo (See Claim 9, lines 2-4).

- 5 Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have implemented said method of the claim 1 in said machine executable code for instructing a machine (i.e., a computer software program), and being stored in said machine readable medium (i.e., memory) since it would have provided a better flexibility of implementing said method than a hardware implementation, such as an easy modification, etc.

10

Referring to claims 9, 10, 12, 13, and 32, all of the claim limitations in each of the claims 9, 10, 12, 13, and 32 have already been discussed/addressed with respect to each of the claims 2, 3, 5, 7, and 31, respectively.

- 15 *Referring to claim 14, Luo teaches the machine readable medium (i.e., memory) comprising random access memory (i.e., RAM; See col. 6, lines 50-56).*

Allowable Subject Matter

5. Claims 5, 11, 18, and 25 are allowed.
- 20 6. The following is a statement of reasons for the indication of allowable subject matter:
- With respect to claims 5, 11, 18, and 25, the claim limitations of the respective claims 5, 11, 18, and 25 are deemed allowable over the prior art of record as the prior art fails to teach or suggest identifying a target processor associated with the highest IWA from the plurality of processors.

Response to Arguments

7. Applicant's arguments filed on 19th of December 2005 have been fully considered but they are not persuasive.

In response to the Applicants' argument with respect to "Turning to the art rejections, the applicants respectfully submit that independent claims 1, 8, 15, and 21 are allowable over the art of record. ... Nakagawa is completely devoid of any teaching or suggestion that a weighted average, much less an interrupt weighted average as recited in claim 1, can or should be used to schedule interrupt load distribution. The official action appears to contend that the interrupt load distribution schedule (FIG. 3) taught by Nakagawa constitutes a teaching of the IWA's recited in claim 1. On the contrary, there are no weighted averages of any kind discussed in connection with this load distribution table. ... Thus, none of the information stored in the interrupt schedule information table taught by Nakagawa can be fairly characterized as a weighted average, much less an interrupt weighted average as recited in claim 1. Accordingly, if the examiner wishes to maintain his contention that Nakagawa discloses an interrupt weighted average as recited in claim 1, the applicants respectfully request that specific evidence supporting this contention be provided in the next official action. ..." in the Response page 14, line 1 through page 15, line 10, the Examiner respectfully disagrees.

Nakagawa discloses an interrupt load distribution system for achieving good balance between processor load and interrupt load (See col. 2, lines 14-24), which is a similar objective to the claimed invention of the Applicants'.

In particular, Nakagawa is anticipating an interrupt weighted average, i.e., interrupt load distribution schedule based on the processor statistical information in Fig. 2 and the interrupt schedule information in Fig. 3 as an interrupt level weighted statistical average ratio, is used to schedule interrupt load distribution (See Nakagawa, Figs. 5 and 6, and col. 6, line 62 through col. 7, line 65), which is in contrary to the Applicants' assertion. Therefore, there is a clear teaching from Nakagawa about the claimed subject

matter “interrupt weighted average”, which can be fairly characterized as the claimed subject matter in light of the broadly interpreted language of the claimed subject matter “interrupt weighted average.”

Moreover, even though the Applicants allege that if the Examiner wishes to maintain his contention that Nakagawa discloses an interrupt weighted average as recited in claim 1, the applicants respectfully request that specific evidence supporting this contention be provided in the next official action, it is not necessary for the Examiner to specifically provide the evidence supporting the Examiner’s position because the claim rejections on the prior and instant Office Actions have already shown the Examiner’s position clearly and evidently, such that Nakagawa anticipates all the claimed limitations in the claim 1 (See paragraph 3 of the instant Office Action, claims 1-4, 6, 7, 15-17, 19-24, 26-31, 33, and 34 rejection under 35 U.S.C. 102(b) as being anticipated by Nakagawa).

Thus, the Applicants’ argument on this point is not persuasive.

In response to the Applicants’ argument with respect to “Turning to the rejection of independent claim 8, because neither Nakagawa nor Luo et al. teach or suggest an interrupt weighted average (IWA), much less a machine readable medium storing instructions, which when executed, cause a machine to generate an IWA, neither Nakagawa nor Luo et al., alone, or in combination, render independent claim 8 obvious. ...” in the Response page 15, lines 11-16, the Examiner respectfully disagrees.

In contrary to the Applicants’ argument, Nakagawa discloses an interrupt load distribution system for achieving good balance between processor load and interrupt load (See col. 2, lines 14-24), which is a similar objective to the claimed invention of the Applicants’.

Wherein, Nakagawa is anticipating an interrupt weighted average, i.e., interrupt load distribution schedule based on the processor statistical information in Fig. 2 and the interrupt schedule information in Fig. 3 as an interrupt level weighted statistical average, is used to schedule interrupt load distribution (See Nakagawa, Figs. 5 and 6, and col. 6, line 62 through col. 7, line 65), and the Official Notice supports machine readable medium storing instructions, which when executed, cause a machine to perform

operations (e.g., memory having a computer software program) as was well known in the art, which is exemplified by Luo.

Therefore, Nakagawa in view of what was well known in the art, as exemplified by Luo, shows the obviousness of the claimed invention in the claim 8 (See paragraph 4 of the instant Office Action, claims 8-10 and 12-14 rejection under 35 U.S.C. 103(a) as being unpatentable over Nakagawa in view of what was well known in the art, as exemplified by Luo).

Thus, the Applicants' argument on this point is not persuasive.

In response to the Applicants' argument with respect to "Independent claim 28 is also allowable over the art of record. Claim 28 recites, *inter alia*, applying a load balancing policy to the values for the plurality of interrupt load balancing parameters upon receipt of an interrupt request. None of the art of record teaches or suggests a method as recited in claim 28. ..., the cited portions of Nakagawa do not support this contention. In fact, FIG. 6 of Nakagawa, which is described in detail at column 7, lines 12-47, depicts a process that will merely enter a wait mode (without regard for activity ratio levels or the number of processes requesting a processor bind) unless all values acquired by a processor statistical information table exceed all criterion values (col. 7, lines 38-47 and FIGS. 5 and 6). Thus, Nakagawa fails to describe a method that applies a load balancing policy to the values for a plurality of interrupt load balancing parameters in response to an interrupt request, as recited in independent claim 28. ..." in the Response page 15, line 21 through page 16, line 9, the Examiner respectfully disagrees.

In contrary to the Applicants' statement, Nakagawa states a process that will enter a wait mode after applying a load balancing policy to the values for the plurality of interrupt load balancing parameters upon receipt of an interrupt request (i.e., in response to the alarm timer or clock interrupt; See Nakagawa, Fig. 6, and col. 7, lines 45-47).

In other words, Nakagawa teaches a method that applies a load balancing policy to the values for a plurality of interrupt load balancing parameters in response to an interrupt request, as recited in independent claim 28.

Thus, the Applicants' argument on this point is not persuasive.

5

Conclusion

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

10 A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of
15 the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher E. Lee whose telephone number is 571-272-3637. The examiner can normally be reached on 9:30am - 5:30pm.

20 If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see [http://pair-](http://pair-direct.uspto.gov)

- 5 direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Christopher E. Lee
Patent Examiner
Art Unit 2112



CEL/